At a glance
Broadcom is hiring a ASIC Design Verification Engineer in Irvine, CA; Andover, MA. It is a full-time role in Hardware & Semiconductors, asking for at least 12 years of experience, first listed on November 1. The description mentions SystemVerilog, UVM and Python. Broadcom has 99 other openings in the US, 6 of them in Irvine, CA. Across all employers on USA Jobs 24 there are 8 Hardware & Chips openings in Irvine, CA today; the typical one asks for 8 years and advertises about $228,000 a year at the midpoint.
About this role
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Would you like to become part of a stable team developing silicon products for Ethernet systems in the Cloud? Come join this team creating devices that accelerate AI/ML workflows! This team develops high throughput Ethernet solutions that deliver unprecedented performance at critically important power efficiency.
We are looking for highly skilled and efficient Constrained Random Design Verification engineers that want to verify new designs that can evolve rapidly at every generation in a very dynamic market using industry proven methodologies using System Verilog and UVM. You can become a member of an extremely skilled and efficient group of engineers.
This is a rare opportunity to be part of a team that leads products for a new line of devices. The candidate will work with our worldwide design and architecture teams to develop leading edge products. All aspects of Design Verification will be involved, along with opportunities for technical leadership.
Skills: Self motivated personality with a strong presence to do things right. Need to have a strong sense of teamwork and ability to work well with other. Constrained random verification methodologies with experience driving completion via coverage closure.
Preferable to have skills with SV and UVM, well versed in OOP
Tools/Languages: System Verilog (TB structures - Class, SVA, etc.), UVM, VCS, Incisive, Scripting skills a + (Python, Perl, ...)
Experience: Bachelors and 12+ years of related experience or Masters degree and 10+ years of related experience or PhD and 3+ years of related experience
Compensation and Benefits
The annual base salary range for this position is To
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
USA Jobs 24 copied this listing from Broadcom's official careers site on November 1, 2026 and checked it again November 2, 5:17 AM ET. Broadcom will never ask you to pay to apply or to buy equipment with a check they send you. If anyone does, it is a scam.
Similar hardware & chips jobs in Irvine, CA
CAD Engineer, Counter Intrusion
Anduril
The Sentry Engineering team builds hardware products and systems that leverage artificial intelligence to provide highly accurate, persistent autonomous awareness across land, sea and air.
- Irvine, CA
- $132,000–$175,000 a year
Sr. SOC Physical Verification Engineer (Silicon Engineering)
SpaceX
Own and execute full-chip DRC, LVS, ESD, PERC and antenna signoff using industry standard tools like Calibre, ICV, or Pegasus
- Palo Alto, CA; Austin, TX +2
- $175,000–$280,000 a year
Principal Analog/Mixed Signal CAD Engineer - EMIR
Marvell
BSEE with 10–15 years of professional experience, or MS/PhD in Electrical Engineering with 5–10 years of industry experience.
- Santa Clara, CA; Irvine, CA
- 10+ yrs
Senior Staff Hardware Design Engineer
Marvell
Take technical ownership of complex board-level designs, from architecture and simulation through bring-up, characterization, and validation.
- Irvine, CA
Infrastructure AI/ML Engineer for Memory Design, Characterization, and Yield Optimization
Broadcom
The Central Engineering Group is seeking an energetic, visionary, and passionate Infrastructure AI/ ML Engineer to lead the Agentic AI Infrastructure development workflow for memory design…
- Austin, TX; San Jose-, CA +1
- 15+ yrs