Summary written by USA Jobs 24 from Broadcom's advert and our data on 16,958 current US jobs. How we check every job
At a glance
Broadcom is hiring a ASIC Emulation and Verification Engineer in San Jose, CA. It is a full-time role in Hardware & Semiconductors, asking for at least 8 years of experience, first listed on November 7. The description mentions RTL design, UVM, Embedded C, SystemVerilog, Verilog and Python. Broadcom has 99 other openings in the US, 29 of them in San Jose, CA. Across all employers on USA Jobs 24 there are 58 Hardware & Chips openings in San Jose, CA today; the typical one asks for 8 years and advertises about $195,000 a year at the midpoint.
How the pay compares
Broadcom has not published pay for this job, or we could not find it in the advert. Of the 173 hardware & chips jobs in California on USA Jobs 24, 50% show pay, and the typical yearly midpoint among them is $200,000. That gives you a fair starting point when the subject comes up. California has a pay transparency law that requires most employers to give a pay range for jobs there, so it is reasonable to ask the recruiter for it.
Skills in this advert
How often each skill named in this advert appears across the 287 hardware & chips jobs we list today. Python is the most widely requested (38% of jobs), while UVM is the least common (8%). Widely requested skills are what employers expect as a baseline; rarer ones show what is special about this job.
Paste your resume and this advert into our resume match tool to see which of these words your resume already covers.
Before you apply
- Check it is still open. We found this job on Broadcom's Workday site on November 7 and checked it again November 7, 5:17 AM ET. When an employer takes a job down, we remove it at our next daily update.
- Check the location works for you. This role is based in San Jose, CA. If you would need to move, ask whether relocation help is offered.
- Match the experience. The advert asks for at least 8 years of experience. If you are a little short, a close match on the skills in the advert can still win an interview.
- Tailor your resume. Use the advert's own words, such as RTL design, UVM and Embedded C, wherever they are true for you. Our resume guide shows how.
- Apply only through Broadcom's own site. Our Apply button goes straight to Broadcom's Workday page. If anyone contacts you about this job and asks for money, gift cards or bank details, stop and check it with our scam checker. Read how to spot a fake job offer.
About hiring at Broadcom
Broadcom has 100 openings on USA Jobs 24 today across 10 states. Most are in software & IT (46), hardware & chips (37) and product & design (3). The biggest locations are San Jose, CA (30), Fort Collins-, CO (28) and Plano, TX (12). 6% of them are remote, 1% are open to entry-level candidates and 3% show pay. We collect Broadcom's jobs every day straight from its own careers system (Workday), never from job boards or agencies.
The employer's advert
This is Broadcom's own description of the job, copied word for word from its careers site. We have not edited it.
Show the full advert from BroadcomHide the advert625 words
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Job Title: ASIC Emulation & Verification Engineer (Palladium Specialist)
Job Summary
We are seeking an experienced ASIC Emulation and Verification Engineer to bridge the gap between simulation and hardware acceleration. Your primary responsibility will be bringing up complex ASIC IP and SoC designs on Cadence Palladium emulation platforms, converting the RTL database into emulation-ready models, and executing high-speed hardware acceleration. Additionally, you will support the core pre-silicon team by performing standard UVM-based simulation, verification closure, and debugging tasks.
Key Responsibilities
- Palladium Emulation & Bring-up: Compile, synthesize, and map complex RTL databases ontoCadence Palladiumhardware acceleration systems. Resolve compilation errors, manage clocking/memory overrides, and successfully bring up full-chip and sub-system emulation models.
- Firmware Co-Verification: Partner closely with firmware engineering teams to accelerate early FW bring-up on the Palladium platform. Provide hardware models, map memory spaces, and configure virtual debuggers (like JTAG) to allow teams to boot low-level bootloaders, drivers, and operating systems well before physical silicon is available.
- Standard Simulation Verification: Perform traditional pre-silicon verification tasks using SystemVerilog and UVM. Author test cases, develop monitors/checkers, and debug RTL anomalies using waveform viewers.
- Debug & Triage: Diagnose complex hardware, testbench, and environment issues on Palladium using advanced hardware-debugging features. Root-cause failures across both simulation and emulation environments.
- Infrastructure & Automation: Build and maintain automated scripts to seamlessly compile the RTL database and launch Palladium regressions. Manage database hand-offs between design release teams and the emulation environment.
Minimum Qualifications
- Bachelor’s Degree in Electrical Engineering, Computer Engineering, or a related field with a minimum of 8 years of hardware description or verification experience.
- OR Master’s Degree in a related field with a minimum of 6 years of relevant experience.
Preferred Skillsets & Technical Knowledge
- Emulation Platforms: Deep hands-on experience with the Cadence Palladium enterprise emulation platform (e.g., Palladium Z1/Z2 or newer systems).
- Front-End Flows: Strong proficiency in hardware description languages (Verilog / SystemVerilog) and hardware synthesis concepts for emulation mapping.
- Verification Methodologies: Proven experience with UVM (Universal Verification Methodology) simulation frameworks, assertion-based testing (SVA), and metric-driven coverage closure.
- Scripting & Tool Automation: Expertise in Python, Perl, Bash, or Tcl to parse log files, automate compiler tools, and manage massive regression databases.
- Hardware Architecture: Solid understanding of AMBA subsystem protocols (AXI, AHB, APB) and processor interfaces to safely configure memory and clock domains inside the emulator.
Compensation and Benefits
The annual base salary range for this position is USD 121,900.00 To USD 195,000.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
USA Jobs 24 copied this listing from Broadcom's official careers site on November 7, 2026 and checked it again November 7, 5:17 AM ET. Broadcom will never ask you to pay to apply or to buy equipment with a check they send you. If anyone does, it is a scam.
Something wrong with this listing? Tell us and we will look into it.
Get hardware & chips jobs in California by email
Similar hardware & chips jobs in San Jose, CA
Personal Banker Silicon Central
Wells Fargo
Wells Fargo is seeking an Associate Personal Banker (SAFE) to join our National Branch. In this frontline role, you will build relationships with customers by supporting everyday banking…
- Santa Clara, CA; Fremont, CA +3
- $23–$31 an hour
NewIC/PCB EDA, Strategic Account Director
Cadence
Leading and inspiring a team of high-performance AX and ATXs. Closely coordinating activities to maintain/build a robust sales pipeline and meet/exceed quarterly and annual booking targets.
- San Jose, CA
- 8+ yrs
NewHardware Engineering Project Manager
Cisco
As a Hardware Project Manager, you will act as the primary orchestrator for next-generation platforms, driving the end-to-end product lifecycle while ensuring financial rigor and seamless…
- Austin, TX; San Jose, CA
- $115,800–$163,200 a year
NewASIC DFT Engineer I (Full Time) - United States
Cisco
You will be in the Silicon One development organization as an ASIC Design for Test Engineer with a primary focus on Design-for-Test.
- San Jose, CA; Rtp, NC +1
- Hybrid
- $107,800–$157,400 a year
NewHardware ASIC Packaging SI/PI Simulation and Design Lead (Hybrid)
Cisco
We are seeking a highly qualified Signal and Power Integrity Technical Lead to help us develop our next generation ASIC packaging to help define, design and verify ASIC packaging to be…
- San Jose, CA; Dallas, TX +4
- Hybrid
- $186,900–$267,700 a year
New