Summary written by USA Jobs 24 from Boeing's advert and our data on 16,898 current US jobs. How we check every job
At a glance
Boeing is hiring a ASIC Physical Design Engineer — Synthesis and Timing – (Associate or Experienced) in El Segundo, CA. It is a full-time role in Hardware & Semiconductors, asking for at least 1 year of experience, first listed on November 11. The advertised pay is $98,600–$133,400 a year. The description mentions RTL design and Python. Boeing has 149 other openings in the US, 28 of them in El Segundo, CA. Across all employers on USA Jobs 24 there are 10 Hardware & Chips openings in El Segundo, CA today; the typical one asks for 5 years and advertises about $143,000 a year at the midpoint.
How the pay compares
Boeing advertises $98,600 to $133,400 a year, a midpoint of $116,000 a year. Where an offer lands in a range usually depends on experience and on the exact location. That is lower than about 98% of the 90 hardware & chips jobs in California that publish a yearly rate on USA Jobs 24, where the typical midpoint is $195,000 a year. To see roughly what this leaves after federal and California tax, try our take-home pay calculator.
Skills in this advert
How often each skill named in this advert appears across the 299 hardware & chips jobs we list today. Python is the most widely requested (40% of jobs), while RTL design is the least common (15%). Widely requested skills are what employers expect as a baseline; rarer ones show what is special about this job.
Paste your resume and this advert into our resume match tool to see which of these words your resume already covers.
Before you apply
- Check it is still open. We found this job on Boeing's Workday site on November 11 and checked it again November 11, 5:17 AM ET. When an employer takes a job down, we remove it at our next daily update.
- Check the location works for you. This role is based in El Segundo, CA. If you would need to move, ask whether relocation help is offered.
- Entry-level friendly. The advert is open to people early in their career. Our guide to entry-level jobs covers what to put on a first resume.
- Tailor your resume. Use the advert's own words, such as RTL design and Python, wherever they are true for you. Our resume guide shows how.
- Know your number. Decide the lowest offer you would accept before the first call. Our salary negotiation guide explains how to ask for more.
- Apply only through Boeing's own site. Our Apply button goes straight to Boeing's Workday page. If anyone contacts you about this job and asks for money, gift cards or bank details, stop and check it with our scam checker. Read how to spot a fake job offer.
About hiring at Boeing
Boeing has 150 openings on USA Jobs 24 today across 21 states. Most are in software & IT (82), operations (13) and engineering & mfg (13). The biggest locations are Berkeley, MO (34), El Segundo, CA (29) and Seal Beach, CA (13). None of them is fully remote, 12% are open to entry-level candidates and 93% show pay. We collect Boeing's jobs every day straight from its own careers system (Workday), never from job boards or agencies.
The employer's advert
This is Boeing's own description of the job, copied word for word from its careers site. We have not edited it.
Show the full advert from BoeingHide the advert1,099 words
Company:
The Boeing CompanyBoeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC Physical Design Engineers – Synthesis and Timing to join us as part of our Boeing Electronic Products team at the heart of Boeing’s products to support advanced digital subsystem development in an aerospace environment in El Segundo, CA.
Position overview
We are hiring an ASIC Physical Design Engineer — Synthesis and Timing to help implement advanced SoCs used in mission-critical satellite and space applications. You will own portions of the full physical design flow—from synthesis and STA through ECOs and tapeout—collaborating closely with architecture, RTL, verification and outside companies.
Key Responsibilities
Help in driving frontend and backend implementation including synthesis, equivalence checking, floor-planning, timing constraints, timing and power convergence, and ECO implementation
Ensure clean netlist handoffs and predictable convergence by partnering with RTL, verification, DFT, and backend partner companies
Support chip‑level integration, top‑level timing closure, signoff readiness, and tapeout activities
Contribute to methodology, automation, tool evaluations, and flow documentation
Troubleshoot complex cross‑domain timing issues and propose robust, repeatable fixes
Boeing continuously shapes the future of aerospace and space systems, advancing U.S. leadership in space while amplifying human creativity and intelligence. As a Boeing engineer, you’ll join a diverse, collaborative team solving high‑impact challenges in complex semiconductor design. If you value a company that supports strong work–life balance and meaningful technical work, Boeing is the place to be.
How to make your application stand out:
If you are a creative, autonomous engineer passionate about building your career in ASIC Physical design engineering for ASICs, we want to hear from you. Please include a cover letter/brief summary of relevant ASIC physical design experience when submitting your application.
This position is expected to be 100% onsite. The selected candidate will be required to work onsite at the listed location.
Basic Qualifications (Required Skills/Experience):
This position requires the ability to obtain a US Security Clearance for which the US Government requires US Citizenship as a condition of employment. An interim and/or final U.S. Secret Clearance Post-Start is required.
Bachelor of Science degree in Engineering (with a focus in Electrical, Mechanical or Aeronautical), Computer Science, Data Science, Mathematics, Physics, Chemistry or non-US equivalent qualifications directly related to the work statement
1+ years of practical experience in synthesis and static timing analysis (STA)
Solid understanding of timing convergence, constraints generation/management, and logic synthesis at block or full‑chip level
Familiarity with DFT, UPF/CPF power intent, ECO implementation, and signoff flows
Experience with industry-standard EDA tools for synthesis, STA, and equivalence checking
Proficiency in scripting (Tcl, Python, Perl) for flow automation and analysis
Strong analytical, problem‑solving, and communication skills
Preferred Qualifications (Desired Skills/Experience):
Experienced, Level 3: 5+ years of related engineering experience
Bachelor’s Degree or Master's Degree in EE, Computer Engineering/Science, or related field
Active U.S. Secret Security Clearance
Experience with large, timing‑challenging ASIC blocks and cross‑domain timing convergence
Hands‑on experience across the complete physical design flow (synthesis, floorplanning, P&R, CTS, STA, physical verification)
Background in radiation‑hardened or space‑qualified ASIC design
Experience working in multi‑disciplinary teams, vendors and with external Backend partners
Familiarity with industry-standard tools and methodologies
Conflict of Interest:
Successful candidate for this job must satisfy the Company’s Conflict of Interest (COI) assessment process.
Typical Education/Experience:
Associate, Level 2: Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, computer science, mathematics, physics or chemistry (e.g. Bachelor) and typically 2 or more years' related work experience or an equivalent combination of technical education and experience (e.g. Master). In the USA, ABET accreditation is the preferred, although not required, accreditation standard.
Experienced, Level 3: Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, engineering technology (includes manufacturing engineering technology), computer science, engineering data science, mathematics, physics or chemistry (e.g. Bachelor) and typically 5 or more years' related work experience or an equivalent combination of technical education and experience or non-US equivalent qualifications. In the USA, ABET accreditation is the preferred, although not required, accreditation standard.
Relocation:
This position offers relocation based on candidate eligibility. Note: Basic relocation will be offered for eligible internal candidates.
Drug Free Workplace:
Boeing is a Drug Free Workplace where post offer applicants and employees are subject to testing for marijuana, cocaine, opioids, amphetamines, PCP, and alcohol when criteria is met as outlined in our policies.
Shift Work:
This position is for 1st shift.
Total Rewards:
At Boeing, we strive to deliver a Total Rewards package that will attract, engage and retain the top talent. Elements of the Total Rewards package include competitive base pay and variable compensation opportunities.
The Boeing Company also provides eligible employees with an opportunity to enroll in a variety of benefit programs, generally including health insurance, flexible spending accounts, health savings accounts, retirement savings plans, life and disability insurance programs, and a number of programs that provide for both paid and unpaid time away from work.
The specific programs and options available to any given employee may vary depending on eligibility factors such as geographic location, date of hire, and the applicability of collective bargaining agreements.
Pay is based upon candidate experience and qualifications, as well as market and business considerations.
Summary pay range for Associate, (Level 2): $98,600 - $133,400
Summary pay range for Experienced, (Level 3): $119,850 - $162,150
Language Requirements:
Not ApplicableEducation:
Bachelor's Degree or EquivalentRelocation:
This position offers relocation based on candidate eligibility.Export Control Requirement:
This is not an Export Control position.Safety Sensitive:
This is not a Safety Sensitive Position.Security Clearance:
This position requires the ability to obtain a U.S. Security Clearance for which the U.S. Government requires U.S. Citizenship. An interim and/or final U.S. Secret Clearance Post-Start is required.Visa Sponsorship:
Employer will not sponsor applicants for employment visa status.Contingent Upon Award Program
This position is not contingent upon program awardShift:
Shift 1 (United States of America)Stay safe from recruitment fraud! The only way to apply for a position at Boeing is via our Careers website. Learn how to protect yourself from recruitment fraud - Recruitment Fraud Warning
Boeing is an Equal Opportunity Employer. Employment decisions are made without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, physical or mental disability, genetic factors, military/veteran status or other characteristics protected by law.
Boeing Participates in E – Verify
Right to Work Statement
USA Jobs 24 copied this listing from Boeing's official careers site on November 11, 2026 and checked it again November 11, 5:17 AM ET. Boeing will never ask you to pay to apply or to buy equipment with a check they send you. If anyone does, it is a scam.
Something wrong with this listing? Tell us and we will look into it.
Get hardware & chips jobs in California by email
Similar hardware & chips jobs in El Segundo, CA
Digital Electronics Circuit & Unit Hardware Design Engineer (Lead or Senior)
Boeing
Summary pay range for (Senior Level – Level 5): $176,800 - $239,200
- El Segundo, CA
- $146,200–$197,800 a year
NewDesign-for-Test (DFT) Engineer — ASIC Backend – (Associate, Experienced, or Lead)
Boeing
The DFT team drives architecture, verification, and post-silicon validation for leading-edge ASICs. We seek engineers across experience levels (Jr → Principal) to design and validate test…
- El Segundo, CA; Huntington Beach, CA
- $98,600–$133,400 a year
NewASIC/FPGA Verification Engineer - (Associate, Experienced, or Lead) - SoCal
Boeing
Summary pay range for Experienced (Level 3) $104,550 - $141,450
- El Segundo, CA; Huntington Beach, CA
- $85,850–$116,150 a year
NewEngineer II FPGA Design- Active Secret (Onsite)
RTX
You will support requirements capture and ASIC / FPGA digital architecture. You will implement ASIC / FPGA digital design using RTL.
- El Segundo, CA
- 2+ yrs
NewPrincipal FPGA/ASIC Design Engineer- Active Secret (Onsite)
RTX
Requirements capture, ASIC / FPGA digital architecture and design using RTL, timing closure, verification, and system integration
- El Segundo, CA
- 8+ yrs
New