At a glance
Cadence is hiring a CST Application Engineer Intern - Silicon in San Jose, CA. It is a internship role in Hardware & Semiconductors, open to entry-level candidates, first listed on November 1. The advertised pay is $28.60–$53.12 an hour. The description mentions Embedded C, Linux, C++ and Python. Cadence has 99 other openings in the US, 76 of them in San Jose, CA. Across all employers on USA Jobs 24 there are 57 Hardware & Chips openings in San Jose, CA today; the typical one asks for 8 years and advertises about $200,000 a year at the midpoint.
About this role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Are you currently enrolled in a STEM, electrical engineering, or computer engineering program and seeking an exciting summer 2027 internship with a leading Silicon Valley technology company? Join the Cadence Design Systems Customer Success Team (CST), where you will work with industry-leading electronic design automation (EDA) tools and collaborate with technical experts in a dynamic, innovative environment focused on silicon design, systems development, and design automation. You will gain insight into leading-edge silicon and systems technologies, learn how a global technology company operates, and experience how technical teams solve complex engineering challenges.
Cadence is a global leader in electronic design, building on more than 35 years of computational software expertise. Through its Intelligent System Design strategy, Cadence delivers software, hardware, and intellectual property that transform silicon and electronic design concepts into reality.
Cadence serves many of the world’s most innovative companies, enabling extraordinary electronic products—from chips and boards to complete systems—for dynamic markets including consumer electronics, hyperscale computing, 5G communications, automotive, aerospace, industrial, and healthcare.
At Cadence, we hire and develop leaders and innovators who are committed to advancing technology and making a meaningful global impact.
Where is the internship located?
San Jose, California
What does the internship offer?
Interns will participate in a three-month, cohort-based program alongside peers from across the United States. The program provides hands-on training in applications supporting system and package design; digital and analog IC design and simulation; physical design and analog layout; advanced verification; hardware emulation; and the application of artificial intelligence across these disciplines. Interns will also learn from technical experts and application engineers who provide design services, technical sales support, and customer support to Cadence’s most advanced customers.
The cohort-based program provides experience in the following areas:
- Fundamentals of design, verification, synthesis, and timing analysis
- Embedded software development and hardware/software co-design and co-verification
- UNIX, C/C++, and scripting languages such as Perl, Tcl, and Python
- Digital physical design and implementation for silicon and systems
- Analog physical design and implementation for silicon
- Signoff analysis for timing, IR drop, power, and signal integrity
- Application of artificial intelligence to enhance design flows and methodologies
How long is the internship?
The internship is a three-month program scheduled for summer 2027.
Position Requirements:
The ideal candidate is a rising senior pursuing a bachelor’s degree in electrical engineering, computer engineering, or another STEM discipline at an accredited university. Experience with electronic design automation (EDA), foundational silicon, package or board design, or AI use cases is preferred. Candidates must be able to manage multiple complex assignments and demonstrate strong communication, presentation, assessment, and analytical skills.
We’re doing work that matters. Help us solve what others can’t.
Company Description:
At Cadence, our core values are more than just words, they are the way we work, laugh, debate, care, question, and innovate together. We are One Cadence—One Team.
Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation (EDA) company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers to create revolutionary products and experiences. Our team’s shared passion for solving the world’s toughest technical challenges makes us proud to be part of Cadence. Our unique culture has been recognized on FORTUNE Magazine’s 100 Best Companies to Work For list and garnered accolades from the Great Place To Work Institute around the globe.
The annual salary range for California is $28.60 to $53.12 an hour. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid holidays and 401(k) plan with employer match.
We’re doing work that matters. Help us solve what others can’t.
USA Jobs 24 copied this listing from Cadence's official careers site on November 1, 2026 and checked it again November 2, 5:17 AM ET. Cadence will never ask you to pay to apply or to buy equipment with a check they send you. If anyone does, it is a scam.
Similar hardware & chips jobs in San Jose, CA
Sr. Staff SWE - Splunk Security Core AI Agentic SOC (hybrid)
Cisco
Shape technical direction and lead ambiguous, cross-team Agentic SOC capabilities from concept through measurable production improvement.
- San Jose, CA; San Francisco, CA
- Hybrid
- $214,100–$309,800 a year
Senior CAD Engineer - Layout/Verification/Simulation
Micron
Develop, enhance, and debug CAD tools, automation, and flows for custom IC design, layout, simulation, and verification.
- Boise, ID; San Jose, CA
- $104,000–$221,000 a year
Principal Product Engineer (Analog Design Automation)
Cadence
We are looking for a Product Engineer to drive the development and customer adoption of Analog Design automation flows in Virtuoso, including AI Driven optimization, parasitic‑aware design…
- San Jose, CA
- $136,500–$253,500 a year
Quantum Product Engineer
Cadence
The ideal candidate will have substantial experience in quantum engineering, specifically in working with cross-functional teams to develop integrated Quantum Design Automation solutions.
- San Jose, CA
- $154,000–$286,000 a year
Product Engineer (Analog Circuit Design)
Cadence
The Product Engineer will be a Technical Evangelist for our Analog Design Environment (ADE) tools and Agentic workflows related to the circuit design which provide a powerful interactive…
- San Jose, CA
- $114,800–$213,200 a year