USAJobs24Coast to coast, updated daily
  1. Home
  2. Jobs in California
  3. Jobs in San Jose, CA
  4. Design Verification Engineer

Design Verification Engineer

Broadcom

  • San Jose, CA
  • Posted 1 week ago
  • Full-time

At a glance

Broadcom is hiring a Design Verification Engineer in San Jose, CA. It is a full-time role in Hardware & Semiconductors, asking for at least 12 years of experience, first listed on November 1. The description mentions SystemVerilog, UVM, RTL design and C++. Broadcom has 99 other openings in the US, 33 of them in San Jose, CA. Across all employers on USA Jobs 24 there are 57 Hardware & Chips openings in San Jose, CA today; the typical one asks for 8 years and advertises about $200,000 a year at the midpoint.

SystemVerilogUVMRTL designC++

About this role

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

The ASIC Product Division at Broadcom, a leading supplier of state-of-the-art SoC and embedded IP, is looking for qualified individuals to work in SoC and IP development programs. The candidate will be joining a high performance design team responsible for state-of-the-art subsystem development to meet customer requirements.

Responsibilities include:

  • Verification environment development using modern verification techniques (System Verilog and UVM)
  • Designing verification components such as UVM agents, and behavioral models
  • Implementing coverage and assertions using System Verilog
  • Developing random and directed test cases against the specification
  • Analyzing and debugging simulation failures, as well as analyzing coverage results

Job Requirements:

  • A Bachelor’s Degree in Electrical and Electronic Engineering, Computer Science, or equivalent
  • 12+ year’s relevant industry work experience.
  • Experience in verifying designs at system level and block level.
  • Fluent knowledge of RTL verification methodologies including System Verilog.
  • Strong experience in ASIC design verification flows and DV methodologies
  • Strong working knowledge of object oriented verification languages (OVM, UVM, etc.), C/C++, Perl, and scripting skills.
  • Strong and independent design debugging capability.
  • Strong verbal and written communication skills. Must be comfortable working in a team environment with verification team and design team members.
  • Demonstrated ability to analyze and resolve complex verification trade-off scenarios.
  • Highly productive individual contributor with a demonstrated technical capability in system and sub-block level verification
  • Must have legal authorization to work in the US

The candidate should have expertise in some (or preferably all) of the following areas:

  • Experience with hardware design and debug, C++/SystemC and other programming languages are a strong plus.
  • Experience working with Emulators and FPGA based prototyping is a plus.
  • Familiarity with overall chip design methodologies and tools
  • Knowledge of CPU, DDR, Bus Protocol, Network Protocol or DSP design preferred

Compensation and Benefits


The annual base salary range for this position is USD To USD

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

USA Jobs 24 copied this listing from Broadcom's official careers site on November 1, 2026 and checked it again November 2, 5:17 AM ET. Broadcom will never ask you to pay to apply or to buy equipment with a check they send you. If anyone does, it is a scam.

Apply on Broadcom's site

Similar hardware & chips jobs in San Jose, CA

  • Sr. Staff SWE - Splunk Security Core AI Agentic SOC (hybrid)

    Cisco

    Shape technical direction and lead ambiguous, cross-team Agentic SOC capabilities from concept through measurable production improvement.

    • San Jose, CA; San Francisco, CA
    • Hybrid
    • $214,100–$309,800 a year
  • Senior CAD Engineer - Layout/Verification/Simulation

    Micron

    Develop, enhance, and debug CAD tools, automation, and flows for custom IC design, layout, simulation, and verification.

    • Boise, ID; San Jose, CA
    • $104,000–$221,000 a year
  • Principal Product Engineer (Analog Design Automation)

    Cadence

    We are looking for a Product Engineer to drive the development and customer adoption of Analog Design automation flows in Virtuoso, including AI Driven optimization, parasitic‑aware design…

    • San Jose, CA
    • $136,500–$253,500 a year
  • Quantum Product Engineer

    Cadence

    The ideal candidate will have substantial experience in quantum engineering, specifically in working with cross-functional teams to develop integrated Quantum Design Automation solutions.

    • San Jose, CA
    • $154,000–$286,000 a year
  • Product Engineer (Analog Circuit Design)

    Cadence

    The Product Engineer will be a Technical Evangelist for our Analog Design Environment (ADE) tools and Agentic workflows related to the circuit design which provide a powerful interactive…

    • San Jose, CA
    • $114,800–$213,200 a year
Apply now