Summary written by USA Jobs 24 from Micron's advert and our data on 16,898 current US jobs. How we check every job
At a glance
Micron is hiring a SRAM Design Lead in Boise, ID; Albany, NY. It is a full-time role in Product, Design & Programs, first listed on November 7. The advertised pay is $153,000–$267,000 a year. The description mentions CAD, Python, Verilog, RTL design and Generative AI. Micron has 99 other openings in the US, 71 of them in Boise, ID. Across all employers on USA Jobs 24 there are 2 Product & Design openings in Boise, ID today; the typical one asks for 8 years and advertises about $210,000 a year at the midpoint.
How the pay compares
Micron advertises $153,000 to $267,000 a year, a midpoint of $210,000 a year. Where an offer lands in a range usually depends on experience and on the exact location. That is higher than about 64% of the 670 product & design jobs across the US that publish a yearly rate on USA Jobs 24, where the typical midpoint is $187,000 a year. To see roughly what this leaves after federal and Idaho tax, try our take-home pay calculator.
Skills in this advert
How often each skill named in this advert appears across the 939 product & design jobs we list today. Generative AI is the most widely requested (10% of jobs), while RTL design is the least common (0%). Widely requested skills are what employers expect as a baseline; rarer ones show what is special about this job.
Paste your resume and this advert into our resume match tool to see which of these words your resume already covers.
Before you apply
- Check it is still open. We found this job on Micron's Workday site on November 7 and checked it again November 11, 5:17 AM ET. When an employer takes a job down, we remove it at our next daily update.
- Check the location works for you. This role is based in Boise, ID (or one of 1 other locations). If you would need to move, ask whether relocation help is offered.
- Tailor your resume. Use the advert's own words, such as CAD, Python and Verilog, wherever they are true for you. Our resume guide shows how.
- Know your number. Decide the lowest offer you would accept before the first call. Our salary negotiation guide explains how to ask for more.
- Apply only through Micron's own site. Our Apply button goes straight to Micron's Workday page. If anyone contacts you about this job and asks for money, gift cards or bank details, stop and check it with our scam checker. Read how to spot a fake job offer.
About hiring at Micron
Micron has 100 openings on USA Jobs 24 today across 6 states. Most are in software & IT (46), data & AI (12) and hardware & chips (10). The biggest locations are Boise, ID (72), San Jose, CA (15) and Richardson, TX (8). 1% of them are remote, 14% are open to entry-level candidates and 33% show pay. We collect Micron's jobs every day straight from its own careers system (Workday), never from job boards or agencies.
The employer's advert
This is Micron's own description of the job, copied word for word from its careers site. We have not edited it.
Show the full advert from MicronHide the advert1,357 words
Our vision is to transform how the world uses information to enrich life for all.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Overview:
Micron is seeking an experienced SRAM Design Engineer to develop high-performance, low-power embedded memory IP and testchip content. This is for advanced semiconductor technologies. The engineer will contribute across the complete memory-development lifecycle, including architecture definition, transistor-level circuit build, composing detailed circuit diagrams, layout interface, SPICE verification, timing and power characterization, compiler enablement, and pre- and post-silicon validation.
The role requires strong hands-on knowledge of SRAM and register-file design, memory arrays and bitcells, read/write datapaths, sense amplifiers, address decoding, control logic, assist techniques, and PPA tradeoffs. The candidate will work closely with teams handling layout development, CAD tools, manufacturing processes, testchip, product, silicon-test, and foundry. They will develop reliable, production-ready memory solutions and correlate models with measured silicon behavior.
Key Responsibilities
• Design and optimize custom SRAM, register-file, and embedded-memory circuits from architecture through schematic, layout support, characterization, and release.
• Develop and verify memory-array subsystems including bitcell arrays, precharge and equalization, sense amplifiers, write drivers, address decoders, wordline drivers, control logic, clocking, redundancy hooks, and read/write datapaths.
• Evaluate bitcell and peripheral-circuit stability, performance, leakage, dynamic power, and area across process, voltage, temperature, mismatch, and aging conditions.
• Own transistor-level simulation and signoff using HSPICE, Spectre, FineSim, or comparable tools, including PVT corners, Monte Carlo analysis, parasitic-aware post-layout simulatio and waveform/debug reviews.
• Drive SRAM PPA optimization through circuit sizing, architecture selection, banking and muxing decisions, assist techniques, bias strategies, retention modes, and critical-path analysis.
• Define timing, power, noise, and functional characterization methodologies and generate validated data for memory models, compiler views, SoC integration, and product signoff.
• Partner with layout engineers on floorplanning, bitcell-array composition, matching, critical-net routing, clock,also control distribution, parasitic reduction, and layout-dependent effects.
• Support memory-compiler development by defining legal configurations, architecture templates, circuit collateral, generation rules, validation checks, and release-quality views for multiple macro instances.
• Develop or improve automation for macro assembly, simulation setup, corner execution, results extraction, characterization, validation, and regression using Python, Tcl, Perl, SKILL, or similar languages.
• Plan and support SRAM testchips, including memory-instance selection, PPA objectives, test access, measurement structures, characterization plans. Alignment with process-learning goals.
• Lead pre-silicon verification, silicon bring-up, post-silicon characterization, failure debug, and model-to-silicon correlation in partnership with product and silicon-test teams.
• Create clear circuit specifications, design-review material, verification plans, characterization reports, and release documentation with traceable assumptions and decisions.
• Mentor engineers on memory-circuit fundamentals, simulation field, PPA analysis, debug methods, and reusable build practices.
• Explore AI-assisted engineering workflows for specification extraction, circuit and block partitioning, test-mode enrichment, design-flow automation, regression analysis and documentation while maintaining human technical review.
Technical Scope
• SRAM and register-file architectures, bit cell arrays, local and global datapaths, sensing, write paths, decoding, control, clocking, test access, and retention behavior.
• Low-power and high-performance design techniques including assist circuits, biasing, leakage reduction, dynamic-power optimization, robust low-voltage operation, and variation-aware sizing.
• Memory compilers and configurable macro generation. This includes architecture templating, legal configuration space, multi-view collateral, validation, and customer or SoC integration support.
• Circuit verification and characterization using SPICE, Verilog-based checks, PVT analysis, Monte Carlo mismatch, extracted post-layout simulation, and timing/power model correlation.
• Testchip development, silicon characterization, debug, shmoo analysis, margin assessment, model calibration and process collaboration.
Minimum Qualifications
• BS/MS/PhD in Electrical Engineering, Electronics, VLSI, Microelectronics, Computer Engineering, or a related field.
• Proven experience in SRAM, register-file, ROM, DRAM peripheral, or other custom-memory circuit design.
• Strong knowledge of CMOS transistor-level circuit design, memory architecture, static and dynamic timing behavior, power analysis, signal integrity, and process variation.
• Hands-on experience with Cadence Virtuoso and SPICE-class simulators such as HSPICE, Spectre, or FineSim.
• Experience performing PVT-corner, Monte Carlo, parasitic-aware post-layout, and power/timing characterization analyses.
• Ability to translate product or testchip requirements into circuit architecture, measurable design targets, verification plans, and release criteria.
• Experience collaborating with layout, CAD, process/foundry, verification, product, and chip testing groups.
• Clear technical communication and interpersonal skills.
• Ability to operate in a structured manner and problem solving ability.
• The ability to debug complex circuit or silicon issues using data and waveform evidence.
Preferred Qualifications
• Experience developing low-power SRAM compilers. Or register-file compilers across multiple technology nodes and foundries.
• Experience with bitcell stability analysis, assist schemes, retention modes, redundancy, test modes, compiler architecture, and generated-memory validation.
• Track record of taking memory IP from product definition and circuit design through layout, characterization, release, silicon correlation, and customer integration.
• Experience planning memory testchips and partnering with silicon test teams on characterization, debug, and correlation.
• Proficiency in Python, along with Tcl, Perl, SKILL, or related programming languages. Will be used for simulation, characterization, regression, and design-flow automation.
• Familiarity with RTL-to-GDS or digital-on-top methodologies for memory periphery and control logic, alongside full-custom array and critical-circuit design.
• Experience applying agentic AI, coding assistants, or custom LLM agents to specification processing, design automation, validation, or engineering productivity.
The US base salary range that Micron Technology estimates it could pay for this full-time position is:
$153,000.00 - $267,000.00 a yearAdditional compensation may include benefits, bonuses and equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at hrsupport_na@micron.com or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
USA Jobs 24 copied this listing from Micron's official careers site on November 7, 2026 and checked it again November 11, 5:17 AM ET. Micron will never ask you to pay to apply or to buy equipment with a check they send you. If anyone does, it is a scam.
Something wrong with this listing? Tell us and we will look into it.
Get product & design jobs in Idaho by email
Similar product & design jobs in Boise, ID
Global Workplace Project Manager
Micron
Lead multiple capital projects from initial prioritizing and business alignment through build, construction, commissioning, occupancy, and closeout.
- Boise, ID
- 8+ yrs
New