Summary written by USA Jobs 24 from Micron's advert and our data on 16,857 current US jobs. How we check every job
At a glance
Micron is hiring a Staff Physical Design Engineer, HBM in Richardson, TX. It is a full-time role in Hardware & Semiconductors, asking for at least 7 years of experience, first listed on November 13. The description mentions RTL design, CAD and Python. Micron has 99 other openings in the US, 16 of them in Richardson, TX. Across all employers on USA Jobs 24 there are 10 Hardware & Chips openings in Richardson, TX today; the typical one asks for 7 years and advertises about $224,000 a year at the midpoint.
How the pay compares
Micron has not published pay for this job, or we could not find it in the advert. Of the 69 hardware & chips jobs in Texas on USA Jobs 24, 39% show pay, and the typical yearly midpoint among them is $206,000. That gives you a fair starting point when the subject comes up.
Skills in this advert
How often each skill named in this advert appears across the 347 hardware & chips jobs we list today. Python is the most widely requested (39% of jobs), while CAD is the least common (10%). Widely requested skills are what employers expect as a baseline; rarer ones show what is special about this job.
Paste your resume and this advert into our resume match tool to see which of these words your resume already covers.
Before you apply
- Check it is still open. We found this job on Micron's Workday site on November 13 and checked it again November 13, 5:17 AM ET. When an employer takes a job down, we remove it at our next daily update.
- Check the location works for you. This role is based in Richardson, TX. If you would need to move, ask whether relocation help is offered.
- Match the experience. The advert asks for at least 7 years of experience. If you are a little short, a close match on the skills in the advert can still win an interview.
- Tailor your resume. Use the advert's own words, such as RTL design, CAD and Python, wherever they are true for you. Our resume guide shows how.
- Apply only through Micron's own site. Our Apply button goes straight to Micron's Workday page. If anyone contacts you about this job and asks for money, gift cards or bank details, stop and check it with our scam checker. Read how to spot a fake job offer.
About hiring at Micron
Micron has 100 openings on USA Jobs 24 today across 6 states. Most are in software & IT (45), hardware & chips (22) and data & AI (7). The biggest locations are Boise, ID (66), Richardson, TX (17) and San Jose, CA (12). None of them is fully remote, 13% are open to entry-level candidates and 34% show pay. We collect Micron's jobs every day straight from its own careers system (Workday), never from job boards or agencies.
The employer's advert
This is Micron's own description of the job, copied word for word from its careers site. We have not edited it.
Show the full advert from MicronHide the advert832 words
Our vision is to transform how the world uses information to enrich life for all.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Micron’s High‑Bandwidth Memory (HBM) Digital Design organization is seeking a Digital Physical Design Engineer to drive backend implementation of high‑performance, low‑power digital logic used in advanced memory products. This role spans backend implementation from Netlist to GDSII, with a strong focus on timing closure, power integrity, and manufacturability in advanced process technologies. The successful candidate will work closely with RTL, DFT, CAD, and verification teams to deliver high‑quality physical designs, contribute to methodology improvements, and help push performance, power, and area (PPA) targets in complex, multi‑hierarchy designs.
Key Responsibilities:
Own and execute physical design implementation from synthesized netlist through GDSII, including floorplanning, placement, clock tree synthesis, routing, and physical signoff
- Utilize AI-Enabled tools in the Netlist to GDS flow
Perform and drive timing closure across multiple modes, corners, and scenarios using industry‑standard STA tools
Analyze and resolve congestion, timing, IR drop, EM, and power integrity issues
Develop and refine floorplans, power grids, and clocking strategies for high‑performance designs
Work with placement and timing closure of custom analog hard IP macros in a digital-on-top design flow
Collaborate closely with RTL designers to influence partitioning, constraints, and micro‑architecture decisions early in the design cycle
Implement and validate low‑power design techniques, including multiple/isolated power domains, power gating, and UPF/CPF‑based power intent
Execute physical verification (DRC/LVS/ANT/DFM) and support signoff flows
Drive functional and timing ECOs as needed to meet design targets
Use scripting and automation (TCL, Python, etc.) to improve productivity, quality, and flow robustness
Interface with EDA vendors and internal CAD teams to debug tool issues, evaluate new tools and functions, and improve physical design methodologies.
Required Qualifications
Strong understanding of the RTL‑to‑GDSII physical design flow particularly floorplanning, place & route, clock distribution, and timing analysis and closure using standard EDA tools and advanced process technologies
Experience with full‑chip integration, partitioning, and budgeting
Solid understanding of power, performance, and area tradeoffs
Knowledge of low‑power architectures, including DVFS, power gating, and multi‑voltage designs
Proficiency in scripting/programming (TCL , Python, Perl, Shell scripting)
Strong problem‑solving skills and ability to debug complex physical design issues
Effective communication skills and ability to work in a cross‑functional team environment
Experience in validating Power Distribution Network (PDN), IR/EM
Preferred Qualifications:
Experience with advanced technology nodes
Experience with high‑frequency, high‑density designs and complex clocking schemes
Familiarity with memory, HBM, or datapath‑intensive designs
Understanding of device physics and process‑technology impacts
Experience in the 3D-IC technology, methodology, and advanced packaging and thermal considerations
Education and Experience:
Required: Bachelor's degree in EE with good understanding of computer architecture and 7+ years experience in related field
Desired: Master's degree in EE / CE with 5+ years experience in related field
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at hrsupport_na@micron.com or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
USA Jobs 24 copied this listing from Micron's official careers site on November 13, 2026 and checked it again November 13, 5:17 AM ET. Micron will never ask you to pay to apply or to buy equipment with a check they send you. If anyone does, it is a scam.
Something wrong with this listing? Tell us and we will look into it.
Get hardware & chips jobs in Texas by email
Similar hardware & chips jobs in Richardson, TX
MTS HBM Architecture & Circuit Design Engineer
Micron
Own HBM core‑die architecture including Bank/Bank‑Group organization, array partitioning, datapath, refresh, and reliability features
- Richardson, TX; Boise, ID
NewSenior HBM Architecture & Circuit Design Engineer
Micron
Own HBM core‑die architecture including Bank/Bank‑Group organization, array partitioning, datapath, refresh, and reliability features
- Richardson, TX; Boise, ID
NewPrincipal HBM Architecture & Circuit Design Engineer
Micron
Own HBM core‑die architecture including Bank/Bank‑Group organization, array partitioning, datapath, refresh, and reliability features
- Richardson, TX; Boise, ID
NewPrincipal HBM Architecture & Circuit Design Engineer
Micron
Own HBM core‑die architecture including Bank/Bank‑Group organization, array partitioning, datapath, refresh, and reliability features
- Richardson, TX; Folsom, CA +1
- $139,000–$308,000 a year
NewPrincipal SoC DFT Engineer, HBM
Micron
Own SoC-level DFT implementation including scan, MBIST, LBIST (as applicable), boundary scan (JTAG), and test access architectures for HBM base-die designs.
- Folsom, CA; Richardson, TX
- $199,000–$347,000 a year
New