Summary written by USA Jobs 24 from Micron's advert and our data on 16,852 current US jobs. How we check every job
At a glance
Micron is hiring a NAND Custom Test Circuit Design Engineer in San Jose, CA. It is a full-time role in Hardware & Semiconductors, asking for at least 2 years of experience, first listed on November 12. The advertised pay is $148,000–$252,000 a year. The description mentions Verilog, Python and Statistics. Micron has 99 other openings in the US, 14 of them in San Jose, CA. Across all employers on USA Jobs 24 there are 59 Hardware & Chips openings in San Jose, CA today; the typical one asks for 8 years and advertises about $200,000 a year at the midpoint.
How the pay compares
Micron advertises $148,000 to $252,000 a year, a midpoint of $200,000 a year. Where an offer lands in a range usually depends on experience and on the exact location. That is higher than about 50% of the 96 hardware & chips jobs in California that publish a yearly rate on USA Jobs 24, where the typical midpoint is $200,000 a year. To see roughly what this leaves after federal and California tax, try our take-home pay calculator.
Skills in this advert
How often each skill named in this advert appears across the 313 hardware & chips jobs we list today. Python is the most widely requested (42% of jobs), while Statistics is the least common (7%). Widely requested skills are what employers expect as a baseline; rarer ones show what is special about this job.
Paste your resume and this advert into our resume match tool to see which of these words your resume already covers.
Before you apply
- Check it is still open. We found this job on Micron's Workday site on November 12 and checked it again November 12, 5:17 AM ET. When an employer takes a job down, we remove it at our next daily update.
- Check the location works for you. This role is based in San Jose, CA. If you would need to move, ask whether relocation help is offered.
- Match the experience. The advert asks for at least 2 years of experience. If you are a little short, a close match on the skills in the advert can still win an interview.
- Tailor your resume. Use the advert's own words, such as Verilog, Python and Statistics, wherever they are true for you. Our resume guide shows how.
- Know your number. Decide the lowest offer you would accept before the first call. Our salary negotiation guide explains how to ask for more.
- Apply only through Micron's own site. Our Apply button goes straight to Micron's Workday page. If anyone contacts you about this job and asks for money, gift cards or bank details, stop and check it with our scam checker. Read how to spot a fake job offer.
About hiring at Micron
Micron has 100 openings on USA Jobs 24 today across 6 states. Most are in software & IT (42), data & AI (12) and hardware & chips (10). The biggest locations are Boise, ID (68), San Jose, CA (15) and Richardson, TX (9). 1% of them are remote, 11% are open to entry-level candidates and 33% show pay. We collect Micron's jobs every day straight from its own careers system (Workday), never from job boards or agencies.
The employer's advert
This is Micron's own description of the job, copied word for word from its careers site. We have not edited it.
Show the full advert from MicronHide the advert1,153 words
Our vision is to transform how the world uses information to enrich life for all.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
As a NAND Custom Test Circuit Design Engineer, you will collaborate with Micron’s various design and verification teams all over the world and support the efforts of groups such as Product Engineering, Test, Probe, Process Integration, Assembly and Marketing to proactively design products that optimize all manufacturing functions and assure the best cost, quality, reliability, time-to-market, and customer satisfaction!
Responsibilities will include, but are not limited to:
- Develop, integrate, and optimize custom test circuit architectures for NAND flash memory designs, including transistor-level digital, analog, mixed-signal, monitoring, control, and memory-array interface circuits.
- Interpret product specifications and test requirements; define circuit functionality, interfaces, operating limits, controllability, observability, and validation criteria.
- Create, review, and optimize schematics, device sizing, bias structures, sensing and monitoring paths, multiplexers relevant to test circuits.
- Analyze circuit testability and robustness to ensure compliance with quality, coverage, manufacturability, power, area, and reliability requirements.
- Drive Design for Test (DFT) requirements for custom NAND test circuits, including controllability and observability, test-mode architecture, fault coverage, built-in self-test and diagnostic access where applicable, and ATPG or pattern-generation interfaces; partner with Product Engineering and test teams to close coverage gaps and enable efficient wafer and package testing.
- Apply Design for Manufacturing (DFM) principles to improve process-window margin, yield, and high-volume manufacturability through PVT and Monte Carlo analysis, mismatch and variation assessment, layout-aware design rules, redundancy or repair considerations, and silicon-data-driven optimization.
- Validate custom test circuits using XA simulations, Verilog simulations, and mixed-signal validation environments.
- Collaborate closely with layout teams on matching, parasitic sensitivity, shielding, routing, guard rings, device placement, and layout-dependent effects; review post-layout results and drive closure.
- Evaluate circuit risks including leakage, contention, floating nodes, device overstress, power sequencing, current density, EM/IR, and long-duration stress conditions.
- Create and debug test sequences and test modes required to control, observe, characterize, and validate custom test circuits at wafer and package levels.
- Work with Product Engineering during first-silicon bring-up, debug and characterization, failure isolation, simulation-to-silicon correlation, and ramp to high-volume production.
- Use laboratory measurements and silicon data to identify root cause and recommend circuit, test-mode, characterization, or screening improvements.
- Apply a Design + AI approach as a core responsibility by using AI-assisted and agentic engineering workflows to accelerate circuit review, simulation triage, waveform analysis, root-cause investigation, automation, documentation, and knowledge retrieval while maintaining engineering rigor and sign-off subject area.
- Develop Python or scripting-based automation and AI-enabled solutions that improve design quality, reduce turnaround time, and increase engineering efficiency.
- Document test-circuit methodologies, specifications, design decisions, validation results, silicon correlation, and clear technical recommendations.
Required Qualifications and Skills:
- Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related field with 2+ years of experience
- Relevant hands-on experience in custom/analog circuit design, mixed-signal design, memory peripheral circuit design, or Product Engineering with strong transistor-level circuit and silicon-debug exposure.
- Strong understanding of CMOS device operation, transistor-level circuit design, leakage mechanisms, parasitics, PVT sensitivity, timing, loading, noise margin, power, and reliability principles.
- Hands-on proficiency with circuit build entry, waveform debug and post-layout verification.
- Proficiency in XA or equivalent fast transistor-level simulation, Verilog, and mixed-signal validation methodologies.
- Solid understanding of DFT and DFM methodologies, including fault models and coverage metrics, scan or built-in self-test concepts, test-point insertion, ATPG awareness, statistical variation and Monte Carlo analysis, process-window and yield optimization, redundancy or repair strategies, and wafer/package test cost trade-offs.
- Proficiency in Python and scripting for simulation automation, regression analysis, result extraction, waveform processing, and engineering efficiency.
- Ability to identify workflows that can be improved through AI, develop or adapt AI-enabled engineering solutions, and apply appropriate technical review, data protection, and engineering judgment
The US base salary range that Micron Technology estimates it could pay for this full-time position is:
$148,000.00 - $252,000.00 a yearAdditional compensation may include benefits, bonuses and equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at hrsupport_na@micron.com or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
USA Jobs 24 copied this listing from Micron's official careers site on November 12, 2026 and checked it again November 12, 5:17 AM ET. Micron will never ask you to pay to apply or to buy equipment with a check they send you. If anyone does, it is a scam.
Something wrong with this listing? Tell us and we will look into it.
Get hardware & chips jobs in California by email
Similar hardware & chips jobs in San Jose, CA
Hardware Engineering Technical Leader
Cisco
As an Optical Hardware Engineering Technical Leader, you will lead optical device and assembly process qualification for Cisco's next generation optics products.
- San Jose, CA; Maynard, MA +2
- Hybrid
- $171,600–$245,000 a year
NewVerification Engineer
Broadcom
You will be joining Broadcom's custom silicon division, working on IPs for ASIC products such as custom AI chips.
- San Jose, CA
- 12+ yrs
NewASIC Implementation Engineer
Broadcom
Broadcom is searching for a Physical Design Engineer to join the ASIC Products Division. This position involves working with the latest technology to continue driving next generation AI…
- San Jose, CA
- 12+ yrs
NewASIC DFT DV Technical Leader (Hybrid)
Cisco
Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and…
- San Jose, CA
- Hybrid
- $186,900–$267,700 a year
Senior ASIC DFT DV Engineer (Hybrid)
Cisco
Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and…
- San Jose, CA
- Hybrid
- $167,700–$245,200 a year